

Title	Page
Cover Sheet	1
Block Diagram	2
Device Map	3
GPIO Table	4
Clock Distribution	5
CPU:AM2R2	6,7,8,9
DDR2 DIMM(Dual Channel)	10,11,12
NB:RX780/RS780	13 ~ 17
CLK GEN ICS9LPRS475	18
SB:SB700	19 ~ 23
Giga LAN_BOARDCOM 5754	24
PCIE x 16 , x1 Slots.	25
PCI Slot1	26
VGA /THERMAL SENSOR	27
DVI CONNECTOR / BLEED OFF	28
SPI ROM / FAN / LPT	29
USB Conn.	30
Azalia Codec	31
SMSC-5327 / TPM	32
KB / MS / COM / FDD	33
ACPI Power Controler	34
System Regulators	35~36
VRM-ISL6323	37
Front Panel / ATX CONNECTOR	38
For EMI	39
BOM - Option Parts	40
POWER OK MAP	41
RESET MAP	42
Power Sequence	43
Power Delivery	44
History	45

MS-7500 0A

CPU: BTX(264.16mm X 266.4mm)

AMD AM2R2+ Socket940

System Chipset:

North Bridge --- AMD-ATI RX780/RS780

South Bridge --- AMD-ATI SB700

OnBoard Chipset:

Clock Gen:ICS RS475

AZALIA Codec:ADI1884

LAN(PHY):BOARDCOM 5754 (5764)

SIO:SMSC 5327

Flash ROM: 32 MB SPI (CHIP)

Main Memory:

DDRII (667/800MHz) * 4 (Dual Channel)

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 2

PCI Slot * 1

PWM:

Controller:ISL6323 (4-Phase 89W)

ACPI:

INTERSIL

Other:

FDD *1

SATA(SATA2-300MB/s) *4

USB2.0 *10 (Rear*6 Front*4)

DVI*1

VGA PORT *1

PRINT Header *1


TPM *1

COM PORT *1

COM Header *1

<OrgAddr1> MICRO-STAR INT'L CO., LTD.			
Title		Cover Sheet	
Size	Document Number		Rev
	MS-7500		0A
Date:	Thursday, July 12, 2007	Sheet	1 of 46

RX780/RS780 + SB700 CUSTOMER DESKTOP REFERENCE DESIGN



DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 2 CH-A	10100000B	MEM_MAO_CLK_H0/L0 MEM_MAO_CLK_H1/L1 MEM_MAO_CLK_H2/L2
DIMM 4 CH-A	10100010B	MEM_MA1_CLK_H0/L0 MEM_MA1_CLK_H1/L1 MEM_MA1_CLK_H2/L2
DIMM 1 CH-B	10100001B	MEM_MBO_CLK_H0/L0 MEM_MBO_CLK_H1/L1 MEM_MBO_CLK_H2/L2
DIMM 3 CH-B	10100011B	MEM_MB1_CLK_H0/L0 MEM_MB1_CLK_H1/L1 MEM_MB1_CLK_H2/L2

USB	Port	DATA +/−	OC#
Rear	QUAD STACK	USB0− USB0+ USB1− USB1+ USB2− USB2+ USB3− USB3+	USB_OC#0 (OC#0~1)
	LAN_USB1	USB4− USB4+ USB5− USB5+	USB_OC#1 (OC#2)
Front	FRONT USB	USB6− USB6+ USB7− USB7+	USB_OC#2 (OC#3)
	MEDIA CARD READER	USB8− USB8+ USB9− USB9+	USB_OC#3 (OC#4)

PCI Config.

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
PCI Slot 1	PCI_INT#X PCI_INT#Y PCI_INT#Z PCI_INT#W	PCI_REQ0# PCI_GNT0#	AD20	PCICLK2_SLOT1 (PCICLK2)
TPM				LPCCLK0
SIO				PCICLK5_SIO (PCICLK5)

PCI RESET DEVICE

SB 700	
Signals	Target
PCIRST#	PCISLOT1
PE_RST#	TPM_RST#
PE_RST#	LPC/SIO

TABLE 37
SIO8 GPIO ASSIGNMENTS

SIO GPIO	Function	Comment
GP 11	CHAFAN_PWM	Chassis Fan PWM command input, install 1K PU to +3.3 V
GP 12	RC_ID	Multi-state GPIO
GP 13	PME#	PME# from PCI slots.
GP 14	SMB Data Main	
GP 15	3V_SW_AUX	3V DUAL control
GP 16	WAKE#	PCI Express WAKE#, 1K PU to +3.3 V SB
GP 17	SMB_CLK_M	SMBus clock main
GP 21	DIAG_BEEP	Diagnostic beep signal; route to internal speaker amplifier
GP 22	CPUFAN_PWM	CPU Fan PWM command input, install 1K PU to +3.3 V
GP 23	AUDIO_AMP_DIS#	To disable internal speaker.


SIO GPIO	Function	Comment
GP 24	HOOD_SW_DET#	Intrusion Switch Detect. Route to P126-1. Add 8.2K pullup to +3.3 V.
GP 25	HOOD_SENSE#	1M PU to SIO_BAT
GP 26	SKTOCC#	Route to SKTOCC# on CPU, install 10M PU to BATT, CPU occupied signal
GP 27	WAKE_OUT#	Wake Disable Output.
GP 30	LED_COLOR	Route to P5.4, front LED/button header, power LED driver
GP 31	LED_BLINK	Route to P5.2, front LED/button header, power LED driver
GP 32	TRMTRIP#	Route to Thermtrip# voltage translation, 8.2K PU to +3.3 V, CPU shutdown
GP 33	HD_LED_IN#	Route to Hard Drive LED control circuit.
GP 36	SMBCLK_THERM	SMB clock for sensor bus for fan sense chip; 4.7K PU to +3.3 V SB
GP 37	SMBDATA_THERM	SMB data for sensor bus for fan sense chip; 4.7K PU to +3.3 V SB
GP 40	DENSEL#	Route to P10.2, floppy connector
GP 41	HD_LED_OUT#	Hard drive LED output
GP 42	RING#	Power management output to Southbridge R1# input, 8.2K PU to +3.3 V SB
GP 43	SMB_CLK_R	SMBus clock resume
GP 44	HOOD_LOCK#	Route to P124-1. Install 2.2K pullup to +5 V.
GP 45	HOOD_UNLOCK#	Route to P124.6. Install 2.2K pullup to +5 V.
GP 46	LPC_SMI#	LPC SMI output to Southbridge, install 8.2K pull up to +3.3 V SB
GP 50	R12#	Route to 2 nd serial port R1# pin.
GP 51	DCD2#	Route to 2 nd serial port DCD# pin.
GP 52	RXD2	Route to 2 nd serial port RxDAT pin.
GP 53	TXD2	Route to 2 nd serial port TxDAT pin.
GP 54	DSR2#	Route to 2 nd serial port DSR# pin.
GP 55	RTS2#	Route to 2 nd serial port RTS# pin.
GP 56	CTS2#	Route to 2 nd serial port CTS# pin.
GP 57	DTR2#	Route to 2 nd serial port DTR# pin.
GP 60	CLAMP_CTRL	Clamp Control Signal. Route to power bleed off transistors.
GP 61	SIO_PCIE_RST#	Reset; route to PCI Express X1 and x16 slots
GP 62	PWRBTN_IN#	Front panel power button input
GP 63	SLP_S3#	Connected to S3 sleep input from Southbridge
GP 64	SLP_S4#	Connected to SLP_S4# (not S5) sleep input from Southbridge
GP 66	PWRBTN_OUT#	Route to Southbridge PWRBTN# input
GP 67	PSON#	Power supply main voltage control; route to P1. 16, install 2.2K PU to +5 VAUX
GP 70	USB_PWR#	Connected to SLP_S5#
GP 71	SMB DATA Resume	
GP 72	5V_DUAL_Control	Controls aux voltage FET on 5V_DUAL circuit
GP 73	CHAFAN2_TACH	Power supply tach input; 4.7K PU to +3.3 V
GP 74	CHAFAN2_PWM	Power supply PWM command input; 1K PU to +3.3 V
GP 75	PWRGD_30MS	Power Good delayed 30 ms. 1K PU to +3 V SB
GP 76	PWRGD_50MS	Inverted Power Good delayed 50 ms. 1K PU to +3 V SB
GP 85	CPUFAN_TACH	Tach input from CPU fan connector, 4.7K PU to +3.3 V


ATI SB700 GPIO Matrix

Pin Capabilities							Pin Defaults			BIOS Assignments			
Pin	GPIO	Alternate Functions	Strapping Function / Internal PU or PD	Input/Output	Power Well	Voltage Tolerance	Default Signal Definition	Default Buffer Type	Default Output Level	Function	Input/Output	Output Level	Motherboard Function
A27	GPIO 0	SSMUXSEL/SATA_IS3#		I/O/D	Vcc3_3	5		I		GPIO 0	I		BRD_ID0
A33	GPIO 1	ROM_CS#		I/O	Vcc3_3	5		I		GPIO 1	I		
B20	GPIO 2	SPKR		I/O	Vcc3_3	5		I		SPKR	O		SB600 SPKR OUT
M4	GPIO 3	FANOUT0		I/O	Vcc3_3	5		I		GPIO 3	I		BRD_ID2
B27	GPIO 4	SMARTVOLT/SATA_IS2#		I/O	Vcc3_3	5		TRI-STATE		GPIO 4	I		BRD_REV0
D23	GPIO 5	SHUTDOWN#		I/O	Vcc3_3	5		TRI-STATE		GPIO 5	I		BRD_REV1
B20	GPIO 6	GHIM/SATA_IS1#		I/O/D	Vcc3_3	5		TRI-STATE		GPIO 6	I		CHASSIS_ID0
A23	GPIO 7	WQ_PWRGD		I/O	Vcc3_3	5		TRI-STATE		GPIO 7	I		
C26	GPIO 8	DDC1_SDA		I/O	Vcc3_3	5		TRI-STATE		GPIO 8	I		CHASSIS_ID2
D26	GPIO 9	DDC1_SCL		I/O	Vcc3_3	5		TRI-STATE		GPIO 9	I		BRD_ID1
C26	GPIO 10	SATA_IS0#		I/O	Vcc3_3	3.3		TRI-STATE		GPIO 10	I		CHASSIS_ID1
J6	GPIO 11	SPI_DO		I/O	Vcc3_3	3.3		TRI-STATE		SPI_DO	O		SPI DATA-OUT
J3	GPIO 12	SPI_DI		I/O	Vcc3_3	3.3		TRI-STATE		SPI_DI	I		SPI DATA-IN
C23	GPIO 13	LAN_RST#		O/D	Vcc3_3	5		O					
G5	GPIO 14	ROM_RST#		I/O	Vcc3_3	5		O		ROM_RST#	O		LPC ROM_RST#
A28	GPIO 15	IDE_D0		I/O	Vcc3_3	5		TRI-STATE		IDE_D0	I/O		IDE_D0
A28	GPIO 16	IDE_D1		I/O	Vcc3_3	5		TRI-STATE		IDE_D1	I/O		IDE_D1
A28	GPIO 17	IDE_D2		I/O	Vcc3_3	5		TRI-STATE		IDE_D2	I/O		IDE_D2
AF27	GPIO 18	IDE_D3		I/O	Vcc3_3	5		TRI-STATE		IDE_D3	I/O		IDE_D3
A28	GPIO 19	IDE_D4		I/O	Vcc3_3	5		TRI-STATE		IDE_D4	I/O		IDE_D4
AH23	GPIO 20	IDE_D5		I/O	Vcc3_3	5		TRI-STATE		IDE_D5	I/O		IDE_D5
AJ28	GPIO 21	IDE_D6		I/O	Vcc3_3	5		TRI-STATE		IDE_D6	I/O		IDE_D6
AJ27	GPIO 22	IDE_D7		I/O	Vcc3_3	5		TRI-STATE		IDE_D7	I/O		IDE_D7
AH27	GPIO 23	IDE_D8		I/O	Vcc3_3	5		TRI-STATE		IDE_D8	I/O		IDE_D8
AQ27	GPIO 24	IDE_D9		I/O	Vcc3_3	5		TRI-STATE		IDE_D9	I/O		IDE_D9
AS33	GPIO 25	IDE_D10		I/O	Vcc3_3	5		TRI-STATE		IDE_D10	I/O		IDE_D10
AF28	GPIO 26	IDE_D11		I/O	Vcc3_3	5		TRI-STATE		IDE_D11	I/O		IDE_D11
AQ29	GPIO 27	IDE_D12		I/O	Vcc3_3	5		TRI-STATE		IDE_D12	I/O		IDE_D12
AE23	GPIO 28	IDE_D13		I/O	Vcc3_3	5		TRI-STATE		IDE_D13	I/O		IDE_D13
AD25	GPIO 29	IDE_D14		I/O	Vcc3_3	5		TRI-STATE		IDE_D14	I/O		IDE_D14
AQ29	GPIO 30	IDE_D15		I/O	Vcc3_3	5		TRI-STATE		IDE_D15	I/O		IDE_D15
G2	GPIO 31	SPI_HOLD#		O/D	Vcc3_3	3.3		TRI-STATE		SPI_HOLD#	O		SPI HOLD#
G6	GPIO 32	SPI_CS#		O/D	Vcc3_3	3.3		TRI-STATE		SPI_CS#	O		SPI CHIP SELECT#
AD3	GPIO 33	INT#		I/O	Vcc3_3	5		TRI-STATE		INT#	I		PCI INT#
AF1	GPIO 34	INT#		I/O	Vcc3_3	5		TRI-STATE		INT#	I		PCI INT#
AF4	GPIO 35	INT#		I/O	Vcc3_3	5		TRI-STATE		INT#	I		PCI INT#
AF3	GPIO 36	INT#		I/O	Vcc3_3	5		TRI-STATE		INT#	I		PCI INT#
			Open drain. Requires external pullup to Vcc3_3	I/O	Vcc3_3	5		TRI-STATE					
B24	GPIO37	DQSLEP_OD#		I/O	Vcc3_3	5		TRI-STATE					
L1	GPIO38	AC_BTCLK		I/O	Vcc3_3	5		I					
L2	GPIO39	AC_SDOUT		I/O	Vcc3_3	5		O					
M3	GPIO40	CLK_REQ0/SATA_IS5#	STRAP: high=enable debug straps, low=use hard-coded defaults	I/O	Vcc3_3	5		I		GPIO 40	I		FWR_SUPP_DET
L1	GPIO41	PCICLK#		I/O	Vcc3_3	5		O					
T4	GPIO42	AZ_SDIN0		I/O	Vcc3_3	3.3		I					
J4	GPIO43	AZ_SDIN1		I/O	Vcc3_3	3.3		I					
J2	GPIO44	AZ_SDIN2		I/O	Vcc3_3	3.3		I					
L4	GPIO45	AC_RESET#		I/O	Vcc3_3	3.3		O		GPIO 45	O		
K2	GPIO46	AZ_SDIN3		I/O	Vcc3_3	5		I		ACZ_SDIN3	I		AZALIA AUDIO IN
G3	GPIO47	SPI_CLK		I/O	Vcc3_3	3.3		O		SPI_CLK	O		SPI CLOCK
T3	GPIO 48	FANOUT1		I/O	Vcc3_3	3.3		TRI-STATE		GPIO 48	I		COMM_B_DET#
V4	GPIO 49	FANOUT2		I/O	Vcc3_3	3.3		TRI-STATE		GPIO 49	I		FRONT_AUD_DET#
N3	GPIO 50	FANIN0		I/O	Vcc3_3	3.3		TRI-STATE		GPIO 50	I		FRONT_USB_DET#
P2	GPIO 51	FANIN1		I/O	Vcc3_3	3.3		TRI-STATE		GPIO 51	I		FLASH_SEC_OVERRIDE
W4	GPIO 52	FANIN2		I/O	Vcc3_3	3.3		TRI-STATE		GPIO 52	I		PASSWORD_ENABLE
V5	GPIO 53	VIN0		I/O	Vcc3_3	3.3		TRI-STATE		GPIO 53	I		BOOT_BLOCK_ENABLE
L7	GPIO 54	VIN1		I/O	Vcc3_3	3.3		TRI-STATE		GPIO 54	I		BOOT_BLOCK_RECOVERY
M8	GPIO 55	VIN2		I/O	Vcc3_3	3.3		TRI-STATE					
V8	GPIO 56	VIN3		I/O	Vcc3_3	3.3		TRI-STATE					
P7	GPIO 57	VIN4		I/O	Vcc3_3	3.3		TRI-STATE					
P4	GPIO 58	VIN5		I/O	Vcc3_3	3.3		TRI-STATE					
M7	GPIO 59	VIN6		I/O	Vcc3_3	3.3		TRI-STATE					
V7	GPIO 60	VIN7		I/O	Vcc3_3	3.3		TRI-STATE					
P7	GPIO 61	TEMPIN0		I/O	Vcc3_3	3.3		TRI-STATE					
P9	GPIO 62	TEMPIN1		I/O	Vcc3_3	3.3		TRI-STATE					
T8	GPIO 63	TEMPIN2		I/O	Vcc3_3	3.3		TRI-STATE					
T7	GPIO 64	TEMPIN3/TALERT#		I/O	Vcc3_3	3.3		TRI-STATE					
W22	GPIO 65	BMREQ#REQ0#		I/O	Vcc3_3	3.3		TRI-STATE		BMREQ#	I		Northbridge BMREQ#
A4	GPIO 66	LLB#		I/O	Vcc3_3	3.3		TRI-STATE					
AC12	GPIO 67	SATA_ACT#		I/O	Vcc3_3	3.3		TRI-STATE		SATA_ACT#	O		SATA LED
AH26	GPIO 68	LDRQ1#IGNTW#		I/O	Vcc3_3	5		TRI-STATE		LDRQ1#	I		Previously used by LPC TPM1 header. Reserve for TPM1!
F5	GPIO 69	RTC_IRQ#		I/O	VBAT	3.3		O					
AH8	GPIO 70	REQ0#		I/O	Vcc3_3	5		TRI-STATE					
AH6	GPIO 71	REQ4#		I/O	Vcc3_3	5		TRI-STATE					
AB12	GPIO 72	GNT3#		I/O	Vcc3_3	5		O					
AG4	GPIO 73	GNT4#		I/O	Vcc3_3	5		O					


MICRO-STAR INT'L CO., LTD.

Title			GPIO Table
Size	Document Number	MS-7500	Rev DA
Date:	Thursday, July 12, 2007	Sheet	4 of 46





N12-9400040-L06






Trace spacing:

- ASIC breakout (first 0.5") $\geq 1:1$
- PROCHOT#, THRMTRIP#
 - After the breakout region $\geq 3:2$
- LDT_RST#, LDT_PG, ALLOW_LDTSTP, LDT_STP#
 - After the breakout region $\geq 3:1$


Impedance:

- $60 \Omega \pm 15\%$
- Reference to a solid GND or PWR plane.

For S3 issue (LDT_RST can not still low)




N12-9400040-L06




- XDP debug connector SAMTEC ASP-68200-13 or equivalent (bottom side, proto-only).

PIN #	SIGNAL NAME	SIGNAL NAME	PIN #
1	GND	GND	2
3	NC	GND	4
5	NC	GND	6
7	DBREQ_L	GND	8
9	DBRODY	GND	10
11	GND	GND	12
13	TMS	GND	14
15	TDI	GND	16
17	TRST_L	GND	18
19	TDO	GND	20
21	VCC_PROC	GND	22
23	VCC_PROC	LDT_RST#	24
		GND	25




N12-9400040-L06


N12-9400040-L06




VTT_DDR-Decoupling




VCC_DDR-Decoupling



VCCA_1V2-Decoupling




VCORE-Decoupling





MICRO-STAR IN'L CO., LTD.

Title			
CPU-Decoupling			
Size	Document Number		Rev
	MS-7500		0A
Date:	Thursday, July 12, 2007		Sheet 9 of 46



ADDRESS: 1010 001





[illegible]

Place Between Processor and DIMMs

The diagram illustrates the placement of termination components between a processor and two DIMMs (MA and MB). The components are organized into two main sections: VCC_DDR and VCC_DDR. Each section shows a list of memory addresses (MEM MA and MEM MB) and their corresponding termination components (C446, C441, C479, C445, C449, C476, C455, C459, C452, C465, C460, C464, C467, C468, C471, C474, C475, C478, C477, C451, C472, C473, C101, C95, C160, C98, C100, C142, C109, C103, C107, C116, C105, C120, C111, C118, C124, C132, C133, C150, C147, C102, C125, C130). The components are connected to the processor pins and the DIMM pins. The diagram also shows the placement of termination components for the clock signals (MEM MA1_CLK_H2, MEM MA1_CLK_L2, MEM MA1_CLK_H1, MEM MA1_CLK_L1, MEM MA1_CLK_H0, MEM MA1_CLK_L0, MEM MA1_CLK_H2, MEM MA1_CLK_L2, MEM MA1_CLK_H1, MEM MA1_CLK_L1, MEM MA1_CLK_H0, MEM MA1_CLK_L0, MEM MB1_CLK_H2, MEM MB1_CLK_L2, MEM MB1_CLK_H1, MEM MB1_CLK_L1, MEM MB1_CLK_H0, MEM MB1_CLK_L0, MEM MB0_CLK_H2, MEM MB0_CLK_L2, MEM MB0_CLK_H1, MEM MB0_CLK_L1, MEM MB0_CLK_H0, MEM MB0_CLK_L0).

MICRO-STAR IN'L CO., LTD.			
Title			
DDR II Termination			
Size	Document Number	Rev	OA
	MS-7500		
Date:	Thursday, July 12, 2007	Sheet	12 of 46

Title			
DDR II Termination			
Size	Document Number		Rev
	MS-7500		0A
Date:	Thursday, July 12, 2007	Sheet	12 of 46

6 CADOP[0..15] >> CADOP[0..15]

6 CADON[0..15] >> CADON[0..15]

20 / 5 / 5 / 5 / 20

U3A

CADOP0	Y25	HT_RXCAD0P
CADON0	Y24	HT_RXCAD0N
CADOP1	V22	HT_RXCAD1P
CADON1	V23	HT_RXCAD1N
CADOP2	V25	HT_RXCAD2P
CADON2	V24	HT_RXCAD2N
CADOP3	U24	HT_RXCAD3P
CADON3	U25	HT_RXCAD3N
CADOP4	T25	HT_RXCAD4P
CADON4	T24	HT_RXCAD4N
CADOP5	P22	HT_RXCAD5P
CADON5	P23	HT_RXCAD5N
CADOP6	P25	HT_RXCAD6P
CADON6	P24	HT_RXCAD6N
CADOP7	N24	HT_RXCAD7P
CADON7	N25	HT_RXCAD7N

CADOP8	AC24	HT_RXCAD8P
CADON8	AC25	HT_RXCAD8N
CADOP9	AB25	HT_RXCAD9P
CADON9	AB24	HT_RXCAD9N
CADOP10	AA24	HT_RXCAD10P
CADON10	AA25	HT_RXCAD10N
CADOP11	Y22	HT_RXCAD11P
CADON11	Y23	HT_RXCAD11N
CADOP12	W21	HT_RXCAD12P
CADON12	W20	HT_RXCAD12N
CADOP13	V21	HT_RXCAD13P
CADON13	V20	HT_RXCAD13N
CADOP14	U20	HT_RXCAD14P
CADON14	U21	HT_RXCAD14N
CADOP15	U19	HT_RXCAD15P
CADON15	U18	HT_RXCAD15N

6 CLKOP0	>> CLKOP0	T22	HT_RXCLK0P
6 CLKON0	>> CLKON0	T23	HT_RXCLK0N
6 CLKOP1	>> CLKOP1	AB23	HT_RXCLK1P
6 CLKON1	>> CLKON1	AA22	HT_RXCLK1N

6 CTLOP0	>> CTLOP0	M22	HT_RXCTL0P
6 CTLOP0	>> CTLOP0	M23	HT_RXCTL0N
6 CTLOP1	>> CTLOP1	R21	HT_RXCTL1P
6 CTLOP1	>> CTLOP1	R20	HT_RXCTL1N

R34	HT_RXCALP	C23	HT_RXCALP
1.21K/4/1	HT_RXCALN	A24	HT_RXCALN

5 / 10

AMD-215NDA7BKA11FG-A11-RH

PART 1 OF 6

HYPER TRANSPORT CPU
I/F

20 / 5 / 5 / 5 / 20

HT_TXCAD0P	D24	CADIP0
HT_TXCAD0N	D25	CADIN0
HT_TXCAD1P	E24	CADIP1
HT_TXCAD1N	E25	CADIN1
HT_TXCAD2P	F24	CADIP2
HT_TXCAD2N	F25	CADIN2
HT_TXCAD3P	F23	CADIP3
HT_TXCAD3N	F22	CADIN3
HT_TXCAD4P	H23	CADIP4
HT_TXCAD4N	H22	CADIN4
HT_TXCAD5P	J25	CADIP5
HT_TXCAD5N	J24	CADIN5
HT_TXCAD6P	K24	CADIP6
HT_TXCAD6N	K25	CADIN6
HT_TXCAD7P	K23	CADIP7
HT_TXCAD7N	K22	CADIN7

HT_TXCAD8P	F21	CADIP8
HT_TXCAD8N	G21	CADIN8
HT_TXCAD9P	G20	CADIP9
HT_TXCAD9N	H21	CADIN9
HT_TXCAD10P	J20	CADIP10
HT_TXCAD10N	J21	CADIN10
HT_TXCAD11P	J18	CADIP11
HT_TXCAD11N	K17	CADIN11
HT_TXCAD12P	L19	CADIP12
HT_TXCAD12N	L18	CADIN12
HT_TXCAD13P	M19	CADIP13
HT_TXCAD13N	L18	CADIN13
HT_TXCAD14P	M21	CADIP14
HT_TXCAD14N	P21	CADIN14
HT_TXCAD15P	P18	CADIP15
HT_TXCAD15N	M18	CADIN15

H24	CLKIP0	>> CLKIP0	6
H25	CLKIN0	>> CLKIN0	6
L21	CLKIP1	>> CLKIP1	6
L20	CLKIN1	>> CLKIN1	6

M24	CTLIP0	>> CTLIP0	6
M25	CTLIN0	>> CTLIN0	6
P19	CTLIP1	>> CTLIP1	6
R18	CTLIN1	>> CTLIN1	6


B24	HT_TXCALP	R36	HT_TXCALP
B25	HT_TXCALN		HT_TXCALN

5 / 10

1.21K/4/1

CADIP[0..15] >> CADIP[0..15] 6

CADIN[0..15] >> CADIN[0..15] 6



MICRO-STAR IN'L CO., LTD.

Title

RS780/RX780-HT LINK I/F

Size

Document Number

MS-7500

Rev

0A

Date: Thursday, July 12, 2007

Sheet 13 of 46








Figure 39: Layout Guidelines for the PCI-Express Expansion Interface

RS780 Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1







Note: If the Side-port memory interface is **not** used, make sure that:

- The memory interface IO power (VDD_MEM) is connected to 1.5 V for DDR3 or 1.8 V for DDR2.
- The memory interface IO transform power (VDD18_MEM) is connected to 1.8 V.
- The voltage divider for memory interface reference voltage MEM_VREF is connected to 1.5 V for DDR3 or 1.8 V for DDR2.
- The memory interface PLL power IOPLLVD18 is connected to 1.8 V and IOPLLVD is connected to 1.2 V for the RS740 and to 1.1 V for the RS780.
- The memory interface enable strap DFT_GPIO0 is **not** connected to the GND.

MICRO-STAR INT'L CO., LTD.

Title			
SPMEM/STRAPS			
Size	Document Number		Rev
	MS-7500		0A
Date:	Thursday, July 12, 2007		Sheet 16 of 46




Note: LDT_PG, LDT_STP# & LDT_RST# are OD and require a PU to the CPU I/O rail. They are also in the S5 domain to prevent glitching at power up.



REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK



	PCI_CLK2	PCI_CLK3	PCI_CLK5	LPC_CLK0	LPC_CLK1	AZ_RST#	IMC_GPIO17	IMC_GPIO16
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	RESERVED	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT	
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT		L, H = LPC ROM L, L = FWH ROM	

DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[30:23]

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

MICRO-STAR INT'L CO., LTD.

Title				SB700-STRAPS			
Size	Document Number						Rev 0A
MS-7500							
Date:	Thursday, July 12, 2007						Sheet 23 of 46

VCC3

E14
D1x2-BK

E14_X1
YJUMPER-MB

R146
10K/4

R359
1K/4

ROM_TBL# 20

The circuit diagram shows the FDO pin of the D1x2-BK component. It is connected to VCC3 via resistor R803 (6.8K/4) and to ground via resistor R438 (1K/4).

12V

C572
100u/16V/6.3X5/2.5mm

VCC5

19 PCI_INTF#
19 PCI_INTH#

19,23 PCICLK2_SLOT1

19 PCI_REQ0#

AD31
AD29
AD27
AD25
C_BE#3
AD23
AD21
AD19
AD17
C_BE#2

19 IRDY#
19 DEVSEL#

19 PCI_LOOK#
19 PERR#

19 SERR#

C_BE#1
AD14
AD12
AD10

ACK64#
ACK64#
B61
B62

J20

B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32
B33
B34
B35
B36
B37
B38
B39
B40
B41
B42
B43
B44
B45
B46
B47
B48
B49
X1
AD8
AD7
AD5
AD3
AD1
ACK64#
B60
B61
B62

-12V
TCK
GND
TDO
+5V
+5V
INTB#
INTD#
PRSENT#1
RESERVED#B10
PRSENT#2
GND
GND
RESERVED#B14
GND
CLK
GND#B17
REQ#
+5V(I/O)
AD31
AD29
GND
AD27
AD25
+3.3V
C/BE#3
AD23
GND
AD21
GND
+3.3V
AD17
C/BE#2
GND
IRDY#
+3.3V
DEVSEL#
GND
LOCK#
PERR#
+3.3V
SERR#
+3.3V
C/BE#1
AD14
GND
AD12
AD10
GND
X1
AD8
AD7
AD5
AD3
GND
AD1
ACK64#
+5V(I/O)
+5V
+5V

TRST#
A1
A2
TMS
A3
TDI
A4
A5
+5V
INTA#
A6
INTC#
A7
+5V
A8
+5V(I/O)
A10
RESERVED#A11
A11
GND
A12
A13
A14
3.3VAUX
RST#
A15
+5V(I/O)
A16
GNT#
A17
GND
A18
PME#
A19
AD30
A21
+3.3V
A22
AD28
AD26
GND
A24
AD24
IDT#
A25
+3.3
A26
AD22
A28
A29
AD20
A30
A31
AD18
A32
AD16
+3.3V
A33
FRAME#
A34
A35
GND
A36
TRDY#
A37
STOP#
A38
+3.3V
A39
SMCLK
A40
SMBDAT
A41
GND
A42
PAR
A43
AD15
AD13
AD11
AD9
X2
C/BE#0
A52
+3.3V
A53
AD6
AD4
GND
A56
AD2
AD0
+5V(I/O)
A59
REQ64#
A60
+5V
A61
+5V
A62

VCC3

3VDUAL

PCIRST#

PCINT#
PCINTG#

PCIGNT#

PME#
AD30
AD28
AD26
AD24
IDT#
AD22
AD20
AD18
AD16
FRAME#
TRDY#
STOP#
SDONE
SBO#
PAR
AD13
AD11
AD9
C_BE#0
AD6
AD4
AD2
AD0
REO64#A

R482
33/4
AD20

R309
0/4
R310
0/4

SMCLK
SMBDAT

PAR

SLOT-PCI WHITE-30U-IN-RH

Title			
PCI Slot1			
Size	Document Number	Rev	
	MS-7500	0A	
Date:	Thursday, July 12, 2007	Sheet	26 of 46

The diagram illustrates the signal traces for the RS780 component, showing connections to a VGA/TV Connector and a TV Connector. The traces are color-coded: RED, GREEN, BLUE, Y (Yellow), C (Cyan), and COMP (Composite).

Termination and Filtering:



- Red Traces (RED, RED#):** Feature a series resistor and a parallel capacitor to ground. A red squiggly line indicates a series resistor.
- Green Traces (GREEN, GREEN#):** Feature a series resistor and a parallel capacitor to ground. A red squiggly line indicates a series resistor.
- Blue Traces (BLUE, BLUE#):** Feature a series resistor and a parallel capacitor to ground. A red squiggly line indicates a series resistor.
- Y (Yellow) Trace:** Features a series resistor and a parallel capacitor to ground. A red squiggly line indicates a series resistor.
- C (Cyan) Trace:** Features a series resistor and a parallel capacitor to ground. A red squiggly line indicates a series resistor.
- COMP (Composite) Trace:** Features a series resistor and a parallel capacitor to ground. A red squiggly line indicates a series resistor.

Connectors and Components:

- VGA/TV Connector:** A yellow box on the right, connected to the RED, GREEN, and BLUE traces. It includes a 3V supply and a 3V output.
- TV Connector:** A yellow box on the right, connected to the Y, C, and COMP traces. It includes a 3V supply and a 3V output.
- π filter:** A dashed box containing a red squiggly line (series resistor) and two parallel capacitors to ground.

Labels:

- Place close to VGA/TV connector
- Place close to TV connector



Match pairs to 50 mil.

RNE5
OR BP4R/6

NEAR USB CONNECTOR



Title			
VGA CONNECTOR			
Size	Document Number		Rev
	MS-7500		0A
Date:	Thursday, July 12, 2007	Sheet	27 of 46





Figure 32: Layout Guidelines for the DVI/HDMI Signals

7.1.6 Residual Voltage Bleed-Off Circuit

A residual voltage circuit is required on the board. This circuit must be active in the S3, S4, and S5 state, whenever the main +5 V and +3.3 V power are turned off. A circuit diagram is shown below. When the system is in S3, S4, or S5, the transistors will be turned on, which will clamp any residual voltage on +5V and +3.3 V to ground. See the figure below for an example of a bleed-off circuit.

BLEED-OFF CIRCUIT



MEMORY VOLTAGE BLEED-OFF CIRCUIT






TABLE 38
SYSTEM BOARD LED REQUIREMENTS

Function	Ref Des	Color
+5 V AUX	CR1	Green
+3 V AUX	CR2	Green

MICRO-STAR IN'L CO., LTD.

Title DVI CONNECTOR / BLEED OFF		
Size	Document Number MS-7500	Rev 0A
Date:	Thursday, July 12, 2007	Sheet 28 of 46


32 PRD[0..7] >> PRD[0..7]



P126


E16			
PIN #	SIGNAL NAME	SIGNAL NAME	PIN #
1	CS# IN	CS# OUT	2
3	SI	KEY (no pin)	4
5	SO	VCC (+3.3V AUX)	6
7	CLK	GND	8

20	SPI_DI	↔	SPI_DI
20	SPI_DO	↔	SPI_DO
20	SPI_CLK	↔	SPI_CLK
20	SPI_CS#	↔	SPI_CS#
20	SPI_HOLD#	↔	SPI_HOLD#



PIN #	SIGNAL NAME	SIGNAL NAME	PIN #
1	LPT_STB#	XAFD#	2
3	LPT_SPD0	ERROR#	4
5	LPT_SPD1	XINIT#	6
7	LPT_SPD2	XSLIN#	8
9	LPT_SPD3	GND	10
11	LPT_SPD4	GND	12
13	LPT_SPD5	GND	14
15	LPT_SPD6	PRT_DET#	16
17	LPT_SPD7	GND	18
19	ACK#	GND	20
21	BUSY	GND	22
23	PE	LDT_RST#	24
	SI CT	GND	26

CPU FAN




Pin #	Signal Name
1	GND
2	+12 V
3	FAN TACH
4	FAN PWM INPUT


Title			
SPI ROM / FAN / LPT			
Size	Document Number		Rev
	MS-7500		0A
Date:	Thursday, July 12, 2007	Sheet	29 of 46

Title			
SPI ROM / FAN / LPT			
Size	Document Number		Rev
	MS-7500		0A
Date:	Thursday, July 12, 2007	Sheet	29 of 46


POWER CIRCUIT FOR USB PORT 0,1,2,3




POWER CIRCUIT FOR USB PORT 4,5



POWER CIRCUIT FOR USB PORT 6,7




POWER CIRCUIT FOR USB PORT 8,9




REAR PANEL USB CONNECTOR FOR USB PORT 0,1,2,3

Trace lengths must be less 12 inches



Match pairs to 50 mil.



NEAR USB CONNECTOR

Trace lengths must be less 12 inches



Match pairs to 50 mil.




NEAR USB CONNECTOR


T:2 , H:4.5 ,W:7 ,S:7,Er:4.2 ,Zo=90.7 Ohm
20 / 7 / 7 / 7 / 20 / 7 / 7 / 7 / 20

REAL USB CONNECTOR WITH RJ45 FOR USB PORT 4,5

Trace lengths must be less 5 inches



Match pairs to 50 mil.



NEAR USB CONNECTOR


T:2 , H:4.5 ,W:7 ,S:7,Er:4.2 ,Zo=90.7 Ohm
20 / 7 / 7 / 7 / 20 / 7 / 7 / 7 / 20

T:2 , H:4.5 ,W:7 ,S:7,Er:4.2 ,Zo=90.7 Ohm


20 / 7 / 7 / 7 / 20 / 7 / 7 / 7 / 20

FRONT PANEL USB CONNECTOR FOR USB PORT 6,7

Trace lengths must be less 5 inches



Match pairs to 50 mil.



NEAR USB CONNECTOR






TABLE 10 MEDIA CARD READER USB HEADER DEFINITION (TOP VIEW)			
P150			
Pin #	Signal Name	Signal Name	Pin #
1	+5 V (Fused)	+5 V (Fused)	2
3	USB Port 4 (-)	USB Port 5 (-)	4
5	USB Port 4 (+)	USB Port 5 (+)	6
7	GROUND	GROUND	8
9	KEY (no pin)	No Connect	10

FRONT PANEL USB CONNECTOR FOR USB PORT 8,9


Trace lengths must be less 5 inches



Match pairs to 50 mil.



NEAR USB CONNECTOR



T:2 , H:4.5 ,W:7 ,S:7,Er:4.2 ,Zo=90.7 Ohm
20 / 7 / 7 / 7 / 20 / 7 / 7 / 7 / 20

TABLE 9 FRONT I/O USB HEADER DEFINITION (TOP VIEW)			
P24			
Pin #	Signal Name	Signal Name	Pin #
1	+5 V (Fused)	+5 V (Fused)	2
3	USB Port 8 (-)	USB Port 9 (-)	4
5	USB Port 8 (+)	USB Port 9 (+)	6
7	GROUND	GROUND	8
9	KEY (no pin)	FRONT USB DETECT#	10

MICRO-STAR IN'L CO., LTD.			
Title			
USB Conn.			
Size	Document Number	MS-7500	Rev 0A
Date:	Thursday, July 12, 2007	Sheet	30 of 46

5V_DUAL_USB

40 mils

FS2

F-SMD1812P110TF-RH

PS2_PWR

RN1
4.7K_8P4R/4

C5
0.1uF/25V/Y5V/4

R14
680/4

MSDATA
MSCLK

FB3 OR/6
FB4 OR/6

MSDATA_C
MSCLK_C

KBDATA
KBCLK

FB1 OR/6
FB2 OR/6

KBDATA_C
KBCLK_C

C15
180pF/50V/NPO/4

C13
180pF/50V/NPO/4

C20
180pF/50V/NPO/4

C18
180pF/50V/NPO/4

J68_1
CONN-MINIDIN6P-RH-1

J68_2
CONN-MINIDIN6P-RH-1

56F0191-F02

56F0181-F02

!!!Can't use Carry-Cap!!!

P10

Pin	Signal
1	Ground
2	DRVEND0
3	Ground
4	INDEX#
5	Ground
6	MOA#
7	Ground
8	DSA#
9	Ground
10	DIR#
11	Ground
12	STEP#
13	Ground
14	WRDATA#
15	Ground
16	WE#
17	Ground
18	TRACK0#
19	Ground
20	WP#
21	Ground
22	RDDATA#
23	Ground
24	HEAD#
25	Ground
26	DSKCHG#
27	Ground
28	Ground
29	Ground
30	Ground
31	Ground
32	Ground
33	Ground
34	Ground

Pin 34: VCC5

Resistor: 1K_8P4R/4

Signal Labels: RDDATA#, WP#, TRACK0#, INDEX#, DSKCHG#, R337, 1K/4

SERIAL PORT 1

U31

75232S_SSOP20

Power and Biasing:

- VCC:** Connected to +12VCOM.
- V+:** Connected to +12V.
- V-:** Connected to -12VCOM.
- GND:** Connected to ground.

Signal Connections:

- Input Signals (RIN1-5):**
 - RIN1: NRIA#
 - RIN2: NCTSA#
 - RIN3: NDSRA#
 - RIN4: NSINA#
 - RIN5: NDCDA#
- Output Signals (ROUT1-5):**
 - ROUT1: RIA#
 - ROUT2: CTSA#
 - ROUT3: RCTSA#
 - ROUT4: DSRA#
 - ROUT5: SINA#
- Control Signals (DIN1-3, DOUT1-3):**
 - DIN1: RTSA#
 - DIN2: DTRA#
 - DIN3: SOUTA#
 - DOUT1: NRTSA#
 - DOUT2: NDTRA#
 - DOUT3: NSOUTA#

Diodes and Protection:

- D1:** 1N4148S_SOD123, connected between +12VCOM and +12V.
- D2:** 1N4148S_SOD123, connected between -12VCOM and -12V.

Capacitors:

- C45:** 0.1uF/25V/Y5V/4, connected between +12V and ground.


Connectors:


- CN1:** 180pf/50V/NPO_8P4C/6, connected to pins 1-8.
- CN2:** 180pf/50V/NPO_8P4C/6, connected to pins 1-8.
- P53:** Connected to pins 10 and 12.
- CONN-COM:** Connected to pins 11 and 12.

Pinout diagram for the P52 module. The diagram shows a 15-pin connector with pins numbered 1 to 15. Pin 1 is DTRB#, pin 2 is SINB, pin 3 is CTSB#, pin 4 is DSRB#, pin 5 is SOUTB#, pin 6 is RIB#, pin 7 is an unlabeled pin, pin 8 is an unlabeled pin, pin 9 is VCC5, pin 10 is 3VDUAL, pin 11 is RTSB#, pin 12 is COMM B_DET#, pin 13 is DCDB#, pin 14 is COMM B_DET#, pin 15 is an unlabeled pin. The diagram also shows a +12VCOM connection to pin 9, a 0.1uF/25V/Y5V4 capacitor connected to pin 15 and ground, and a 0.1uF/25V/Y5V4 capacitor connected to pin 14 and ground. The text "H2X8[16]M_BLACK-RH" is printed below the connector, and "NEED P/N .FOOTPRINT" is printed below the capacitors.

P52			
Pin #	Signal Name	Signal Name	Pin #
1	DTR#	RXD	2
3	CTS#	DSR#	4
5	TXD	RI#	6
7	GND	GND	8
9	+5 V	+3.3 VAUX	10
11	RTS#	COMM B DETECT#	12
13	DCD#	-12 V (THRU DIODE)	14
15	+12 V (THRU DIODE)	KEY	16





Title			
KB/MS&COM1&Floppy Conn.			
Size	Document Number		Rev
	MS-7500		0A
Date:	Thursday, July 12, 2007	Sheet	33 of 46





ACPI POWER STATE SUPPORT

Voltage	S0/S1	S3	S4/S5	S5	No AC
3.3 V Main	On	Off	Off	Off	Off
5 V Main	On	Off	Off	Off	Off
12 V	On	Off	Off	Off	Off
-12 V	On	Off	Off	Off	Off
CPU Core Voltage	On	Off	Off	Off	Off
RS780 core/SB800	On	Off	Off	Off	Off
1.8 V DDR2_VDDQ	On	On	On	Off	Off
0.9 V DDR2_VTT	On	On	On	Off	Off
5 V Standby	On	On	On	On	Off
3.3 V Standby	On	On	On	On	Off
5 V Dual (USB-PS/2)	On - main	On - aux	Off	Off	Off
5 V Dual (Memory)	On - main	On - aux	On - aux	Off	Off
3.3 V Dual (PCI)	On - main	On - aux	On - aux	On - aux	Off
3.3 V LAN (EPW)	On	On	On	On	Off
3.3 V Digital Audio	On	On	Off	Off	Off
5 V Analog Audio	On	Off	Off	Off	Off
Battery/RTC Voltage	On	On	On	On	On




DDR II 1.8V POWER

$$V_{OUT} = 0.6V \cdot \frac{(R_S + R_O)}{R_O}$$


$$R_O = \frac{R_S \cdot 0.6V}{V_{OUT} - 0.6V}$$

I32-0654503-I11




DDR VTT Power

where I_{OCSET} is the internal OCSET current source (21.5μA)




SHUTDOWN CONTROL

Shutdown Pin Enable Threshold	-	VSD	1.14	1.24	1.34	V
-------------------------------	---	-----	------	------	------	---



$$V_o = V_{ref} (1 + R2/R1) + I_{adj} \times R2$$


1.25V reference voltage



PA_SB700AA1



1.25V reference voltage

$$V_o = V_{ref} (1 + R2/R1) + I_{adj} \times R2$$



MICRO-STAR IN'L CO., LTD.

Title			
Sys. Regulators / DDR			
Size	Document Number	Rev	
	MS-7500	0A	
Date:	Thursday, July 12, 2007	Sheet	35 of 46




High-side MOS AVL (RoHS) :
 D03-75N022B-N03
 D03-06N030B-I14
 D03-80N021B-O05

Low-side MOS AVL (RoHS) :
 D03-75N022B-N03
 D03-06N030B-I14
 D03-80N021B-O05

• VLDI Max Current Requirement
 - HT Gen1 - 500mA
 - HT Gen3 - 1.4A

I32-0654503-I11



Co-lay ISL6545 and NCP1582A
 reserved for NCP1582A

IF Q13,Q14 USE 9.m OHM , R27=5.1K

$$V_{OUT} = 0.6V \cdot \frac{(R_S + R_O)}{R_O}$$

$$R_O = \frac{R_S \cdot 0.6V}{V_{OUT} - 0.6V}$$

$$I_{PEAK} = \frac{2 \times I_{OCSET} \times R_{OCSET}}{I_{DS(ON)}}$$


where I_{OCSET} is the internal OCSET current source (21.5μA)

MICRO-STAR IN'L CO., LTD.

Title			CORE PWR 1.2/1.1/CPU_HTVDD1.2
Size	Document Number	MS-7500	
Date:	Thursday, July 12, 2007	Sheet	36 of 46

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
PWROK Input HIGH Threshold		2	-	-	V
PWROK Input LOW Threshold		-	-	0.8	V

ISL6323CR CKT for Hybride



MICRO-STAR INT'L CO., LTD.

VRM-ISL6323CR CKT for Hybride




Size	Document Number
------	-----------------

MS-7500

OF

Date: Thursday, July 12, 2007

Sheet 37 of 4




MICRO-STAR IN'L CO., LTD.

Title		
For EMI		
Size	Document Number	Rev
	MS-7500	0A
Date:	Thursday, July 12, 2007	Sheet 39 of 46

Optics Orientation Holes

Mounting Holes



NB/SB FAN/HEAT-SINK



BATTERY

BIOS

Simulation




PCB




MICRO-STAR INT'L CO., LTD.			
Title BOM - Option Parts			
Size	Document Number		Rev 0A
	MS-7500		
Date:	Thursday, July 12, 2007	Sheet	40 of 46

PWROK MAP



RESET MAP



MICRO-STAR IN'L CO., LTD.

Title			
RESET MAP			
Size	Document Number		Rev
	MS-7500		0A
Date:	Thursday, July 12, 2007		Sheet 42 of 46




Figure 4-1: SB700 Power Up/Down Sequence




Figure 4-2: SB700 S3/S0 Power Up/Down Sequence







Figure 9. Block Diagram of the Hybrid Controller with an AMD Family 10h Dual Power Plane Processor (or Later) Operating in SVI Mode

ATX P/S WITH 1A STBY CURRENT				
5VSB	5V	3.3V	12V	-12V
+/-5%	+/-5%	+/-5%	+/-5%	+/-5%

CPU PW
12V
+/-5%

2.5V SHUNT
REGULATOR

VRM SW
REGULATOR

1.8V VDD SW
REGULATOR

0.9V VTT_DDR
REGULATOR

VCC 1.2V LINEAR
REGULATOR

VCC 1.1V SW
REGULATOR

1.8V LINEAR
REGULATOR

VCC 1.2V LINEAR
REGULATOR

5V_DUAL &
3VDUAL
REGULATOR ACPI
CONTROLLER

1.2V STB LDO
REGULATOR

3.3V LDO
REGULATOR

LDO
REGULATOR

BAT

PCI Slot (per slot)	
5V	5.0A
3.3V	7.6A
12V	0.5A
3.3Vaux	0.375A
-12V	0.1A

X1 PCIE per	
3.3V	3.0A
12V	0.5A
3.3Vaux	0.1A

X16 PCIE	
3.3V	3.0A
12V	5.5A

USB X4 FR	
VDD	
5VDual	2.0A

USB X6 RL	
VDD	
5VDual	3.0A

2XPS/2	
5VDual	1.0A

GBE	
3.3V 0.5A (S0, S1)	
3.3V 0.1A (S3)	

AM2R2
VDDA 2.5V 0.2A
VDDCORE
0.8-1.55V 110A
DDR11 MEM I/F
VTT 2A, VDD 10A
VLD1 1.2V 1.4A

RX780/RS780
VDDHT/RX 1.1V 1.2A
VDDHT TX 1.2V 0.5A
VDDPCIE 1.1V 2A
NB CORE VDDC
1.1V 7A
VDDA18PCIE 1.8V 0.9A
PLLs 1.8V 0.1A
VDD18/VDD18_MEM
1.8V 0.01A
VDD_MEM 1.8V 0.5A
AVDD 3.3V 0.135A

SB700
X4 PCI-E 0.8A
ATA I/O 0.5A
ATA PLL 0.01A
PCI-E PVDD 80mA
SB CORE 0.6A
CLOCK
1.2V S5 PW 0.22A
3.3V S5 PW 0.01A
USB CORE I/O 0.2A
3.3V I/O 0.45A

AC97 CODEC
3.3V 59.2 mA
3.3V 31 mA

LAN
3VDUAL 7mA
AVDD1.2V 590mA
AVDD2.5V 235mA

SUPER I/O
3VDUAL 20mA
VCC3 1mA
VBAT 1uA

TPM
3.3V 5mA
3VDUAL 25mA

MICRO-STAR INT'L CO., LTD.			
Title	Power Delivery		
Size	Document Number	MS-7500	Rev 0A
Date:	Thursday, July 12, 2007	Sheet	45 of 46

MS-7500 0A

06/05/07 Preliminary release

06/15/07

Page 06:R108,R109,R657 AND R658 have been deleted.

Page 15:C542,C597 AND C745 have been added(FOR EMI).

Page 15:R93,R126,R165,R190,R199 R201,R167,R204,R270,R255,R179,R222,R236 and R248 have been deleted(using external CLK-GEN)

Page 15:R175,R179,Q15 and R291 have been added(level-shift for ALLOW_LDTSTOP).

Page 15:R197,R45 and R47 have been deleted(DVI single channel).

Page 18:R338,R339,R340 AND R361 have been deleted(using external CLK-GEN)

Page 19:R176,R211,R214 AND R215 have been deleted(using external CLK-GEN)

Page 19:R242 AND R250 have been deleted.

Page 19:R125 PULLUP 3VDUAL.

Page 19:Add R276.

Page 23:R285,R183,R212,R186,R288,R203R,R189,R366,R357,R352,R351and R344 have been deleted(SB700 HAS 15K INTERNAL PULLUP FOR PCI_AD[30:23])

Page 24:R187,R431,R433 AND R432 have been deleted(using external CLK-GEN)

Page 25:R408,R409,R394,R402,R414,R415,R410,R424,R430,R422 and R423 have been deleted(using external CLK-GEN)

Page 28:R625,R626,R627,R628,R629,R630 have been deleted(using DVI single channel)

Page 31:C771 and C746 have been added(FOR EMI).

06/22/07

Page 06:C157,C158,R99 have been unpopulated,RN3 and R102 have been populated.

Page 06:U51,RN2 have been deleted(for AMD recommand),R74 and J80 have been added.

Page 06:Add R183 and Q17(level-shift).

Page 15:R42,RN43 and Q104 have been deleted,U62 has been added.

Page 15:R172,R175,R181,R192 and R187 have been changed from 3Kohm to 4.7Kohm.

Page 15:R182 has been changed from 2Kohm to 10Kohm.

Page 15:C570 has been changed from 2.2uF to 4.7uF.

Page 17:Add ferrite bead L18,L26,L27,FB19,FB22.

Page 18:L10,L13,L16 and L20 have been populated.

Page 18:C654 and C661have been changed from 10uF to 22uF.

Page 18:C655 and C733 have been changed from 1uF to 2.2uF.

Page 15:R161,R223,R230 and R231 been changed from 10Kohm to 8.2Kohm.

Page 19:R241 has been changed from 5.1Mohm to 20Mohm,R242 has been added.

Page 19: C323,C354,Y4,R168 have been deleted.U4.J21 connected to GND(25M_X1).

Page 20:L29,C412,C924 have been unpopulated.

Page 21:RN36,RN38,Rn35,RN39,Rn40,C372,C511,C535 and C707 have been deleted,R278,R279 and R280 have been added.

Page 21:Add R186 and Q22 (level-shift).

Page 21:SMBDATA1 and SMBCLK1 have been connected U10.

Page 22:Add C394,C513,C748,L22,L36,L41 and EC84,delete C484,C527,C723.

Page 22:C489,C717,C734,C735 and C772 have been changed from 10uF to 22uF.

Page 22:C378,C390,C480,C507,C508,C561,C563,C564,C567,C571,C714,C736,C744 and C747 have been changed from 0.1uF to 1uF.

Page 22:C392,C510,C527,C528 and C721 have been changed from 1uF to 2.2uF.

Page 23:R308,R318 and R333 have been unpopulated,R311 have been populated.

Page 25:Add RN 58,RN59,RN60.

Page 26:RN43,RN47 have been unpopulated.

Page 27:R180,R300 have been changed from 3Kohm to 4.7Kohm,and R89,R91 have been changed from 2.2Kohm to 6.8Kohm.

Page 28:R581~R585,R578~R580 have been changed from 18ohm to 18.2ohm,and R372,R374 have been changed from 2.2Kohm to 6.8Kohm.

Page 28:L21~L24 have been deleted.

Page 31:R177 has been changed from 10ohm to 22ohm.

Page 34:Add R394,C246 and Q45 (AMD recommand).

Page 35:Add R673 (CPU_VDDIOFB_L).

Page 35:Add C723,U22,R430,R30,C707,cb8 and C749 (for PA_SB700AA1).

Page 40:Add U4_X1 (SB HEATSINK).

06/26/07

Page 16:Add R807,R808,C34(for NB MEM_VREF).

Page 18:U6 has been changed from ICS9LPRS472 (MLF 64pin) to ICS9LPRS475 (TSSOP 56pin).

Page 18:R231and R223 have been deleted.

Page 20:L29 has been deleted and CP14 has been added.

06/27/07

Page 34:C245 has been changed from 0.1uF to 4.7uF.(power sequence)

06/28/07

Page 39:Add C290,C297,C298,C315 for EMI.

06/29/07

Page 15:R173,R135,R574,R196 have been deleted and R189,R190,R196 have been added.

Page 16:R148,R162,C202 and C203 have been unpopulated.

Page 19:Add R809,R810,C750,J81 FOR AMD debug.

Page 21:R125 has been deleted.

Page 22:C414 has been populated.

Page 24:R766 and R769 have been populated,R767 and R768 unpopulated.(for HP LAN LED spec)

Page 27:D44,D45 and D46 pin2 connect to VCC3.

Page 36:Add D52,D53.

07/04/07

Page 6:R64 has been unpopulated.

07/05/07

Page 34:Add R399,C247,Q46 for S3 function.

07/09/07

Page 13:Adding C920,C925 0.01 uF stitching capacitors for crossing a split when these signals change different reference layer.

Page 19:Adding C751,C752 0.1 uF stitching capacitors for crossing a split when these signals change different reference layer.

07/11/07

Page 21:Addied C387 0.1 uF stitching capacitors for crossing a split when these signals change different reference layer.

Page 32: R575 has been deleted.

MICRO-STAR IN'L CO., LTD.

Title			
History			
Size	Document Number		Rev
	MS-7500		0A
Date:	Thursday, July 12, 2007	Sheet	46 of 46